|
|
Download FileFile Name: DDR Memory Controller Interface BriefAs the computational power of silicon chips continues to ramp, memory interfaces become increasingly critical to system performance. As a result, the signaling frequencies of mainstream DDR DRAMs have steadily increased, making the memory interface more challenging to design. Maintaining signal integrity at higher frequencies requires precision circuit, package, and system design. Current DDR2 memory interfaces need features such as on-chip delaylocked loops, calibrated output drivers, and on-die termination. Read more... Download Now: ddr_controller.pdf |
|
-
-
- XDR2 World's fastest DRAM technology with performance up to 12.8Gbps
- DDR Digital controllers and physical interfaces for DDR2 and DDR3
- Terabyte Bandwidth Initiative New technologies that will enable 1TB/s memory architectures
- Partner Solutions Digital logic and physical interfaces for PCI Express®, Fibre Channel and other networking interfaces
-
- XDR Award-winning memory architecture shipping in high volume
- Mobile Memory Initiative High-bandwidth, low-power memory for next-generation mobile devices
- Custom Solutions Sophisticated memory and logic designs for challenging system implementations
- RDRAM The first high-performance memory for computing and consumer electronics
-
|