|
|
Download FileFile Name: Creating a Generic Behavioral Model – DDR based memory system using SystemC/TLMIn a typical design cycle, the behavioral models represent an executable architecture to be used for architectual explorations and performance analysis, as well as in customer simulations. They are required to stay ahead of RTL with enough accuracy to be able to run in the end-customer simulation and system-analysis environments. Other requirements from the behavioral models are configurablilty, seamless plug-and-play compatibility, vendor neutrality and hooks for supporting verification. This paper shares some practical model development and methodology tips using an example from a DDRx-based memory system. Read more... This document is only available to registered users of Rambus.com. If you're already a Rambus.com user, sign in below. New to Rambus? Register for an account! or Create Account to download. |
|
-
-
- XDR2 World's fastest DRAM technology with performance up to 12.8Gbps
- DDR Digital controllers and physical interfaces for DDR2 and DDR3
- Terabyte Bandwidth Initiative New technologies that will enable 1TB/s memory architectures
- Partner Solutions Digital logic and physical interfaces for PCI Express®, Fibre Channel and other networking interfaces
-
- XDR Award-winning memory architecture shipping in high volume
- Mobile Memory Initiative High-bandwidth, low-power memory for next-generation mobile devices
- Custom Solutions Sophisticated memory and logic designs for challenging system implementations
- RDRAM The first high-performance memory for computing and consumer electronics
-
|