Download File

File Name: DDR3 Memory Controller Interface Brief

As the computational power of silicon chips continues to ramp, memory interfaces become increasingly critical to system performance. As a result, the signaling frequencies of mainstream DDR DRAMs have steadily increased, making the memory interface more challenging to design. Maintaining signal integrity at higher frequencies requires precision circuit, package, and system design. Current DDR memory interfaces, namely DDR3 and DDR2, require advanced techniques to achieve data rates up to 1600 mega-transfers per second (MT/s).

Read more...

Download Now: ddr3_mcib_rmbs.pdf